Proceedings of the 2024 Ninth International Conference on Research in Intelligent Computing in Engineering

DOI: http://dx.doi.org/10.15439/2024R06

Citation: Proceedings of the 2024 Ninth International Conference on Research in Intelligent Computing in Engineering, Vijender Kumar Solanki, Tran Duc Tan, Pradeep Kumar, Manuel Cardona (eds). ACSIS, Vol. 42, pages 97–102 (2024)

Full text

Abstract. The creation and application of a novel clock tree balancing method that dynamically optimizes the clock distribution network in ASIC designs is the main focus of this project's effort. Improving the timing constraints, lowering clock skew, cutting down on power usage, and raising the ASIC's overall performance are the main goals. As technology has developed, ASIC designs have gotten more intricate, incorporating billions of transistors onto a single chip. It gets harder to create an efficient and well-balanced clock distribution network as the number of gates and design size increase. On the other hand, problems like clock skew, clock jitter, and excessive power consumption can arise when this clock signal is applied to every sequential part of a big and intricate ASIC design. For ASIC designs, it entails creating and constructing a dynamic clock tree balancing algorithm. Using real-time data, the program will improve clock distribution, improving timing constraints and lowering power usage. It will be evaluated against conventional techniques, verified on actual ASIC designs, and recorded for a dissertation. The project's goal is to improve ASIC design techniques to produce chips with high performance and low power consumption.

References

1. (Clock Tree Synthesis Techniques for Optimal Power and Timing Convergence in SoC Partitions IEEEXplore:https://ieeexplore.ieee.org/document/9016727
2. An efficient clock tree synthesis method in physical design | IEEE Conference Publication IEEEXplore:https://ieeexplore.ieee.org/document/5394159
3. A Clock Tree Synthesis Flow Tailored for Low Power https://www.design-reuse.com/articles/33873/clock-tree-synthesis-flow-tailored-for-low-power.html
4. Clock Tree Optimization Methodologies for Power and Latency Reduction SemiconductorDigest : https://www.semiconductor-digest.com/clock-tree-optimizationmethodologies-for-power-and-latency-reduction/
5. An efficent clustering algorithm for low power clock tree synthesis: https://www.researchgate.net/publication/220915569_An_efficent_clustering_algorithm_for_low_power_clock_tree_synthesis
6. Finding placement-relevant clusters with fast modularity-based clustering https://www.researchgate.net/publication/330493649_Finding_placementrelevant_clusters_with_fast_modularity-based_clustering