Logo PTI
Polish Information Processing Society
Logo FedCSIS

Annals of Computer Science and Information Systems, Volume 11

Proceedings of the 2017 Federated Conference on Computer Science and Information Systems

H.265 Inverse Transform FPGA implementation in Impulse C


DOI: http://dx.doi.org/10.15439/2017F185

Citation: Proceedings of the 2017 Federated Conference on Computer Science and Information Systems, M. Ganzha, L. Maciaszek, M. Paprzycki (eds). ACSIS, Vol. 11, pages 607611 ()

Full text

Abstract. High Efficiency Video Coding (HEVC), a modern video compression standard, exceeds the predecessor H.264 in efficiency by 50\%, but with cost of increased complexity. It is one of main research topics for FPGA engineers working on image compression algorithms. On the other hand high-level synthesis tools after few years of lower interest from the industry and academic research, started to gain more of it recently. This paper presents FPGA implementation of HEVC 2D Inverse DCT transform implemented on Xilinx Virtex-6 using Impulse C high level language. Achieved results exceed 1080p@30fps with relatively high FPGA clock frequency and moderate resource usage.


  1. High Efficiency Video Coding ITU-T Rec. H.265 and ISO/IEC 23008-2 (HEVC), ITU-T and ISO/IEC, Apr. 2013.
  2. Sze V., Budagavi M., Sullivan G.J., High Efficiency Video Coding (HEVC) - Algorithms and Architectures, Springer, Switzerland; 2014, https://dx.doi.org/10.1007/978-3-319-06895-4.
  3. Sousa L., Roma N., “Special Issue on Real-time Energy-aware Circuits and Systems for HEVC and for Its 3D and SVC Extensions,” Journal of Real-Time Image Processing, vol. 13, Mar. 2017, https://doi.org/10.1007/s11554-017-0675-6.
  4. Kim, B., Psannis, K. and Jun, D., “Special Issue on Architectures and Algorithms of High-efficiency Video Coding (HEVC) Standard for Real-time Video Applications,” Journal of Real-Time Image Processing, vol. 12, Aug. 2016, http://dx.doi.org/10.1007/s11554-016-0595-x.
  5. de Souza, D.F., Ilic, A., Roma, N. et al., “GPU-assisted HEVC Intra Decoder,” Journal of Real-Time Image Processing, vol. 12, Aug. 2016, http://dx.doi.org/10.1007/s11554-015-0519-1.
  6. Sjövall P., Virtanen J., Vanne J., Hämäläinen T. D., “High-Level Synthesis Design Flow for HEVC Intra Encoder on SoCFPGA,” 2015 Euromicro Conference on Digital System Design, 2015, http://dx.doi.org/10.1109/DSD.2015.67
  7. Kalali E., Hamzaoglu I., “FPGA Implementation of HEVC Intra Prediction Using High-Level Synthesis,” IEEE International Conference on Consumer Electronics ICCE, Berlin, 2016, https://doi.org/10.1109/ICCE-Berlin.2016.7684745
  8. Kalali E., Ozcan E., Yalcinkaya O. M., Hamzaoglu I., “A low energy HEVC inverse transform hardware,” IEEE Transactions on Consumer Electronics, vol. 60, no.4, pp. 754-761, Nov. 2014, https://doi.org/10.1109/TCE.2014.7027352.
  9. Pellerin D., Thibault S., Practical FPGA Programming in C, Prentice Hall; 2005.
  10. Kalali E., Hamzaoglu I., “FPGA Implementations of HEVC Inverse DCT Using High-Level Synthesis,” Conference on Design and Architectures for Signal and Image Processing (DASIP), 2015, https://doi.org/10.1109/DASIP.2015.7367262.
  11. PICO M503 webpage: http://picocomputing.com/products/hpc-modules/m-503/
  12. Amazon EC2 F1 Instances: https://aws.amazon.com/ec2/instance-types/f1/
  13. HM Software Repository: https://hevc.hhi.fraunhofer.de/